Absrrucr-In a PLL frequency synthesizer, the reference and VCO frequencies are divided down to their greatest common divisor frequency prior to phase comparison. We replace the dividers by a simplified form of digital frequency synthesizer, and examine the spectrum of the phase comparator outputs to show that the loop bandwidth can be dramatically increased, thereby improving the pull-in range and acquisition time.
f 2 , this dictates a very narrow loop bandwidth, which results in a small pull-in range and slow acquisition [5] . One approach to increasing both pull-in range and acquisition speed is to add a frequency comparator to the phase comparator [6] . In this paper we will describe an alternative method of improving the loop acquisition properties. Specifically, we show that the loop bandwidth can be dramatically increased by modifying the divider circuits in Fig. 1 .
The modified PLL synthesizer we will propose is in the same spirit as the digiphase synthesizer proposed by Gillette [ 7 ] . However, our method has no restrictions on what frequency can be derived (the digiphase synthesizer requires that K1 be of the form 2 m 5" for base ten arithmetic or 2 m for base two arithmetic) and will generally require less hardware. Our work is also related to the concept of a "smooth pulse sequence" [8, 91 in that what we propose is essentially a new and simpler method of generating a smooth pulse sequence.
In Section 2.0 we describe our modified synthesizer. The bulk of the paper is then devoted to deriving the various spectra of interest in Section 3.0, with mathematical details relegated to the Appendices. This is a fairly challenging application of the principles of number theory [ 101 . A numerical example demonstrating the benefits of our approach is given in Section 4.0.
MODIFIED PLL SYNTHESIZER
We begin by noting that the dividers of Fig. l(a) can be replaced by digital frequency synthesizers [ l ] as in Fig. l(b) .
Thus, instead of simply dividing f l by K1, we can multiply it by any rational fraction L1/N1, provided only that 2L1 < N l .
We can choose L 1 , N l , L 2 , and N2 such that both inputs to the phase comparator are at frequency f p c , where Now f p c can be chosen to be much larger than fo, and since the fundamental frequency at the output of the phase comparator is f p c , the loop bandwidth can be safely increased. Fig. l(b) over a digital frequency synthesizer for deriving f2 from fl directly is that there is no fundamental restriction on what f2 can be derived in this manner. Relative to the PLL synthesizer of Fig. l(a) , Fig. l(b) has much more hardware, and requires a more complicated analog phase comparator (since the digital synthesizers have analog sinusoid outputs).
We can simplify Fig. l(b) , and return to a digital phase comparator, by replacing the digital frequency synthesizer in Fig. l(b) by a simpler circuit to be described in the next section. It will be shown in Section 3.0 that for the simpler circuit the phase comparator output fundamental returns to fo, as in Fig. l(a) , but that the size of this fundamental and other low-frequency harmonics are dramatically reduced. Thus, the effect is much the same as if the loop filter had very narrow bandwidth, but without the impact on acquisition performance. 
Simple
which repeat with period N,
The implication of (2.3) is that only N samples need to be stored to generate (2.2).* In particular, if we store the N samples x , @ ) , 0 < k < N -1, then (2.2) can be generated by the relation
In (2.4) the function n mod N is the remainder (an integer between 0 and N -1) when n is divided by N.
In order to generate (2.4) by digital means we can store the samples x l ( k ) in a read-only memory (ROM), generate the address M(k) = kL mod N digitally, and use a D/A converter to generate the analog sample and a low-pass filter to reconstruct the analog sinusoid. This realization is shown in Fig. 2(a) . We will take a closer look at the address generator in Section 2.2. The important points to note are that, for fixed N , a) the address can be represented by n bits for the smallest n such that N < 2" without fear of overflow since kL m o d N is always in the range 0 to N -1, and b) the frequency can be changed without altering the ROM contents simply by changing L in the address generator as long as N is fixed.
The D/A conversion introduces quantization noise to the synthesized frequency. This effect is analyzed in detail in
[ 113 , where it is shown that the output consists of harmonics offlN, by far the largest being at Lf/N, of course.
* These samples could also be recursively generated [ 11.
1 ' We can eliminate the D/A converter entirely by representing x l ( k ) by a 1-bit quantization; that is, generate a one if x l ( k ) is positive or zero and generate a zero if x l ( k ) is negative. In fact, we can also then eliminate the ROM as well, since we see
Therefore, the ROM can be replaced, as in Fig. 2(b) , by a digital comparator which compares twon-bit binary numbers** (not t o be confused with a phase comparator). Although this approximation is coarse, the PLL acts t o suppress the relatively large sidebands. The relevant spectra are calculated in Section 3.0. Figure 2(b) is the approximate synthesizer which we propose as a replacement for the exact synthesizer in Fig. l(b) . At this point the reader would probably benefit from a simple example. Let N = 8, and suppose we desire t o derive the frequency 3f/8 where we have available a clock at rate f.
Then we generate the sequence of addresses of Table 1 . The resulting approximate representation of 3 f / 8 is shown in Fig. 3 . This waveform has three transitions for every eight transitions off, and repeats itself after every eight transitions of f. It has a fundamental frequency f/8, but the largest harmonic is the third, at 3f/8. The PLL can suppress the undesired harmonics to any extent desired.
One way to view the circuit of Fig. 2(b) is that it attempts to approximate frequency Lf/N with a waveform which has ** If N is a power of two, this comparator is not needed. The approximate sinusoid is just the most significant bit of the address. The most important result is that the fundamental of the phase comparator output is fo, just as in Fig. l(a) , as long as The PLL acts to reduce this jitter.
In some applications the approximate synthesized waveform may be adequate without further jitter reduction in a PLL. For example, as a clock for a digital logic circuit, the residual jitter may be small enough to be of no consequence.
Address Generator
The address generator of Fig. 2 is readily designed from the recursive relation Nl and N2 contain no common factors other than unity (otherwise the fundamental is a subharmonic of fo, a situation to be avoided). A numerical example in Section 4.0 will demonstrate, however, that this fundamental and the lower frequency harmonics have been dramatically reduced relative to Fig. l(a) .
We can use the model of Fig. 5 to analyze the in-lock performance of the PLL synthesizer. The clocks fl and f2 we consider to be counted down from a fictitious high-speed clock with frequency K1K2 fo, the least common multiple of fi and f2, in order to make the problem a simpler discrete one. This has the unimportant affect of restricting the relative phase of the two clocks to discrete multiples of (K1K2 f0)-l s. The inputs and outputs of the exclusive-or phase comparator*** assume the values +I and 0, and obey the relation
where the index k runs at frequency K l K 2 fo throughout. The relative phase of the two inputs is determined by k,. 
we get the implementation of is determined. The latter is generated by comparing Using the notation (m, n) to denote the greatest common divisor of m and n, we henceforth assume that (K1, K 2 ) = (L1, N l ) = (L2, N 2 ) = 1 (which we call relatively prime) since any common factors in these pairs of integers can be divided out without modifying any of the frequencies generated. We make no restriction on (L1, L 2 ) and (Nl, N 2 ) , *** A set-reset flip-flop could also be used with similar results. 
It is evident that rk is periodic in K2N1, while sk is periodic in K1N2, and hence the minimum period N of z k must satisfy for relatively prime integers a and 0. Hence, from (3.4) and (3.9, and it follows that
The fundamental frequency of zk is therefore so that there is a strong motivation t o keep dN = 1 (N, and N2 relatively prime).
Spectra of Phase Detector Inputs-
The discrete Fourier transform (DFT) of the input sequence rk is (3.12)
Spectrum of Phase Detector Output
It is shown in Appendix B that the DFT of zk is (3.13) where and the function M k @ ) is unity if dLp/Lk is an integer and zero otherwise.
NUMERICAL EXAMPLE
So far we have not discussed how the integers L1, N1, L 2 , N2 should be chosen other than that they must satisfy (2.1) and that it is advantageous if dN = 1. Ideally they would be chosen to minimize the jitter on derived frequency f2 for some desired loop filter. A simpler strategy, which works as long as one offl or f2 is more than twice as large as the other, is to
This has the advantage of eliminating one of the approximate digital frequency synthesizers.
As a numerical example, we consider the case K1 = 193 and K2 = 2048 (this example is motivated by two frequencies prevalent in the Bell System digital transmission and switching networks). It follows that L2 = Kl and N 2 = K2 if we choose Ll = Nl = 1: Note that in this case the reference fl is the lower frequency, the fundamental frequency at the phase detector output is fo = f1/193, and the nominal frequency at the phase detector input is f P c = fl = 193f2/2048. At the output of the phase detector, the fundamental fo and lower harmonics were found to have little dependence on the phase k,, so the higher harmonics were examined for k , = 512 using (3.13). The first very significant harmonic is 386f0 (the second harmonic offl), for which c 3 8 6 = -10.5 dB, where c k = 20 loglo I z k 1.
For most k < 386, c k is in the range of -40 dB or greater, with odd harmonics including fo virtually nonexistent. The only exceptions are e 1 1 8 = -30 dB, C15, = -37 dB, C236 = -36 dB, and e 2 6 8 = -31 dB. This performance is quite favorable when compared with that of Fig. 3(a) , where C1 = -10 dB. The addition of the approximate synthesizer therefore adds more than 30 dB additional suppression of all harmonics out to the 118th thereby greatly easing the loop filtering requirement.
CONCLUSION
The modification of the PLL synthesizer we have described would appear to deserve consideration in many applications. The increase in circuit complexity when two dividers are replaced by a single address generator and comparator is not great, and programmability of the synthesized frequency is just as simple. The benefits in terms of improved acquisition and/or reduced sidebands on the synthesized frequency have been demonstrated. 
where J1 is given by (3.1 1) . Then the sum in (AS) becomes N1-1 and (3.9) follows immediately. A minor modification yields a similar formula for N odd.
APPENDIX B
The DFT of (3.13) willnow be evaluated for the z k of(3.1). Substituting (3.8) and a similar equation for S, into (3.1) and (3.13) 
(B.4) Finally, when (3.15) is substituted into (C.l) we can solve for
The first sum in (B.1) can be simplified considerably by a better characterization of the index set 1,. Specifically, it is dLP-L2Pl* L2
shown in Appendix C that Zl of (B.2) is given equivalently by P 2 = (3.15) and (3.16) where 0 < k < K2NldL/L1 -1. Thus, the P 2 ,
.
double summation over p1 and p 2 becomes a single summation Over k. The result is a reduction by a factor of which in view of the range of p2 in (B.1) is satisfied for pre-L1L2/dL2 in the computation required to evaluate the sum-cisely one n, that given by (3.16) and (3. 
